9-4
Project Window
What is a Project?
A project contains VHDL and Verilog source file paths, libraries that
receive analyzer output, references to other projects that might need
to be analyzed when the project is analyzed, and names of design
units that are used as design tops for elaboration and simulation.
VHDL and Verilog source files are added to a project. The project is
analyzed and analyze errors are corrected. The project is then
elaborated and simulated. To troubleshoot the design, open individual
Virsim Windows.
Multiple projects can be used to partition a design into manageable
units and to build multiple libraries for a design.
What is a Design Top?
A design top is an entity, configuration or package declaration. The
active design top is the design unit that will be passed to the Analyze
or Simulate command.
To add a design top to a project first analyze the project, and then
view the contents of the library containing analyzer output (right-click
on the library name). The view displays entities, package
declarations, and configurations. Use the View popup menu to add a
design top to the project.
Comments to this Manuals